On minimization of test power through modified scan flip-flop | IEEE Conference Publication | IEEE Xplore