Reducing FIFO buffer power using architectural alternatives at RTL | IEEE Conference Publication | IEEE Xplore