Simultaneous optimization of driving buffer and routing switch sizes in an FPGA using an iso-area approach | IEEE Conference Publication | IEEE Xplore