System-level design techniques for throughput and power optimization of multiprocessor SoC architectures | IEEE Conference Publication | IEEE Xplore