Design and implementation of novel FIR filter architecture for efficient signal boundary handling on Xilinx Virtex FPGAs | IEEE Conference Publication | IEEE Xplore