OSIRIS: automated synthesis of flat and hierarchical bus architectures for deep submicron systems on chip | IEEE Conference Publication | IEEE Xplore