An efficient VLSI architecture for 2-D convolution with quadrant symmetric kernels | IEEE Conference Publication | IEEE Xplore