CMOS realization of online testable reversible logic gates | IEEE Conference Publication | IEEE Xplore