High speed redundant adder and divider in output prediction logic | IEEE Conference Publication | IEEE Xplore