Reduction of direct tunneling power dissipation during behavioral synthesis of nanometer CMOS circuits | IEEE Conference Publication | IEEE Xplore