An optimized BIST architecture for FPGA look-up table testing | IEEE Conference Publication | IEEE Xplore