CHESS: a comprehensive tool for CDFG extraction and synthesis of low power designs from VHDL | IEEE Conference Publication | IEEE Xplore