Effect of glitches on the efficiency of components' region-constrained placement as a fast approach to reduce FPGA's dynamic power consumption | IEEE Conference Publication | IEEE Xplore