Multi-level buffer block planning and buffer insertion for large design circuits | IEEE Conference Publication | IEEE Xplore