Verification of scheduling in high-level synthesis | IEEE Conference Publication | IEEE Xplore