3D-Vias Aware Quadratic Placement for 3D VLSI Circuits | IEEE Conference Publication | IEEE Xplore