A comparison of low power architectures for digital delay measurement | IEEE Conference Publication | IEEE Xplore