A Methodology and Toolset to Enable SystemC and VHDL Co-simulation | IEEE Conference Publication | IEEE Xplore