A New Clock Mesh Buffer Sizing Methodology for Skew and Power Reduction | IEEE Conference Publication | IEEE Xplore