Testing Skew and Logic Faults in SoC Interconnects | IEEE Conference Publication | IEEE Xplore