An Analytical Model to Study Optimal Area Breakdown between Cores and Caches in a Chip Multiprocessor | IEEE Conference Publication | IEEE Xplore