A Low Power, High Performance Threshold Logic-Based Standard Cell Multiplier in 65 nm CMOS | IEEE Conference Publication | IEEE Xplore