

Lecture Notes in Electrical Engineering

Volume 105

For further volumes:
<http://www.springer.com/series/7818>

Nikolaos Voros · Amar Mukherjee
Nicolas Sklavos · Konstantinos Masselos
Michael Huebner
Editors

VLSI 2010 Annual Symposium

Selected papers

Nikolaos Voros
Department of Telecommunication
Systems and Networks
Technological Educational Institute of
Messolonghi
National Road
303 00 Nafpaktos
Nafpaktos-Antirrion (Varia)
Greece
e-mail: voros@teimes.gr

Amar Mukherjee
School of Electrical Engineering and
Computer Science
University of Central Florida
Central Florida Blvd. 4000
Orlando
FL 32816-2362
USA
e-mail: amar@eeecs.ucf.edu

Nicolas Sklavos
Informatics and MM
Technological Educational Institute of
Patras
Rhga Feraiou
271 00 Pyrgos
Ileias Region
Greece
e-mail: nsklavos@ieee.org

Konstantinos Masselos
Department of Computer Science and
Technology
University of Peloponnese
221 00 Tripolis
Terma Karaiskaki
Greece
e-mail: kmas@uop.gr

Michael Huebner
Institut für Technik der Informationsver-
Karlruhe Institute of Technology
Vinzenz-Priessnitzstr. 1
76131 Karlsruhe
Germany
e-mail: michael.huebner@kit.edu

ISSN 1876-1100
ISBN 978-94-007-1487-8
DOI 10.1007/978-94-007-1488-5
Springer Dordrecht Heidelberg London New York

e-ISSN 1876-1119
e-ISBN 978-94-007-1488-5

© Springer Science+Business Media B.V. 2011
No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by
any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written
permission from the Publisher, with the exception of any material supplied specifically for the purpose
of being entered and executed on a computer system, for exclusive use by the purchaser of the work.

Cover design: eStudio Calamar, Berlin/Figueres

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

Preface

During the last years, significant changes have taken place in markets that traditionally had nothing in common. For example, markets like telecommunication, automotive, consumer electronics and medical equipment converge as far as the underlying systems of their products are concerned. The common needs come from the fact that modern devices contain, in most cases, complex parts relying on advanced hardware equipment. The increasing competition and the market pressure have created the need for hardware products of high reliability with short time-to-market.

The traditional development techniques, where the system development was relying on the experience of highly qualified engineers, are no longer adequate. The complexity of modern hardware systems calls for methodologies and tools supporting them to deal with the increasing market requirements.

The existence of large number of computational intensive structures with diverse features leads also to hardware solutions that are no longer monolithic but able to adapt according to design needs. Moreover, energy aware systems and increased performance requirements are more and more important in an era where the size of most devices decreases while their complexity increases exponentially. Data intensive processing is also receiving renewed attention, due to rapid advancements in areas like multimedia computing and high-speed telecommunications. Many of these applications demand very high performance circuits for computationally intensive operations, often under real-time requirements. Furthermore, their computation power appetite tends to soar faster than Moore's law.

Moreover, the next generation of systems in most markets relies on the "computing everywhere" paradigm, which implies computing chips dedicated by market while at the same time development costs are exploding. This results in an increasing need of flexibility not only at the program level (by software) but also at the chip level (by hardware). So, combining flexibility and performance is now a key enabler for future hardware platforms. In that respect, current solutions are reaching their limits:

- Current computing solutions are out of breath: challenge of computing density and low power.
- Current development and programming tools do not provide the required productivity.

On one hand, the performance of most hardware architectures, in spite of the continuous increase in processors' speed, are, not surprisingly, lagging behind. Processors efficiency is more and more impaired by the memory bandwidth problem of traditional von Neumann architectures.

On the other hand, the conventional way to boost performance through Application Specific Integrated Circuits (ASIC) suffers from sky-rocketing manufacturing costs (requiring high volumes to be amortized) and long design development cycles. In the nanometre era, increasing non recurrent engineering costs could relegate system-on-chip to very few high volume products unless some standardization process is undertaken.

Modern Field Programmable Gate Arrays can implement an entire system-on-chip, but at the cost of large silicon area and high power consumption. Moreover, a huge design productivity issue is raised by the difficulty of embedding algorithms on complex massively parallel architectures, while defining the processing architecture, under time to market pressure. Defining a programming paradigm for new hardware architectures is a difficult problem, where Computer Aided Design technologies call for new design paradigms. Current CAD tools have synthesis capabilities that don't reach the abstraction level required to handle complex hardware implementation.

Although the book *Designing Very Large Scale Integration Systems: Emerging Trends and Challenges* does not intend to provide answers to all the aforementioned open issues, it intends to identify and present in a comprehensive way the trends and research challenges of designing the next generation VLSI systems and systems-on-chip. Throughout the chapters of the book, the reader will have the chance to get an insight to state-of-the-art technology and research results on areas like:

- Emerging devices and nanocomputing,
- Architecture level design of highly complex hardware systems and systems-on-chip,
- Reconfigurable hardware technology, and
- Embedded systems.

All the book chapters are written by experts in the relevant domains and is envisaged to become the starting point for young scientists and practitioners to move science and technology one step further, in an attempt to deal with the ever increasing challenges of modern VLSI systems and systems-on-chip.

N. Voros
A. Mukherjee
N. Sklavos
K. Masselos
M. Huebner

Contents

Part I Architecture: Level Design Solutions

1	Intelligent NOC Hotspot Prediction	3
	Elena Kakoulli, Vassos Soteriou and Theocharis Theocharides	
2	Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model	17
	Naoya Onizawa, Tomoyoshi Funazaki, Atsushi Matsumoto and Takahiro Hanyu	
3	Trust Management Through Hardware Means: Design Concerns and Optimizations	31
	Apostolos P. Fournaris and Daniel M. Hein	
4	MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures	47
	Cristina Silvano, William Fornaciari, Gianluca Palermo, Vittorio Zaccaria, Fabrizio Castro, Marcos Martinez, Sara Bocchio, Roberto Zafalon, Prabhat Avasare, Geert Vanmeerbeeck, Chantal Ykman-Couvreur, Maryse Wouters, Carlos Kavka, Luka Onesti, Alessandro Turco, Umberto Bondi, Giovanni Mariani, Hector Posadas, Eugenio Villar, Chris Wu, Fan Dongrui, Zhang Hao and Tang Shibin	

5 2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures	65
C. Silvano, W. Fornaciari, S. Crespi Reghizzi, G. Agosta, G. Palermo, V. Zaccaria, P. Bellasi, F. Castro, S. Corbetta, A. Di Biagio, E. Speziale, M. Tartara, D. Melpignano, J.-M. Zins, D. Siorpaes, H. Hübert, B. Stabernack, J. Brandenburg, M. Palkovic, P. Raghavan, C. Ykman-Couvreur, A. Bartzas, S. Xydis, D. Soudris, T. Kempf, G. Ascheid, R. Leupers, H. Meyr, J. Ansari, P. Mähönen and B. Vanthournout	

Part II Embedded System Design

6 Adaptive Task Migration Policies for Thermal Control in MPSoCs	83
David Cuesta, Jose Ayala, Jose Hidalgo, David Atienza, Andrea Acquaviva and Enrico Macii	
7 A High Level Synthesis Exploration Framework with Iterative Design Space Partitioning	117
Sotirios Xydis, Kiamal Pekmestzi, Dimitrios Soudris and George Economakos	
8 A Scalable Bandwidth-Aware Architecture for Connected Component Labeling	133
Vikram Sampath Kumar, Kevin Irick, Ahmed Al Maashri and Vijaykrishnan Narayanan	
9 The SATURN Approach to SysML-Based HW/SW Codesign	151
Wolfgang Mueller, Da He, Fabian Mischkalla, Arthur Wegele, Adrian Larkham, Paul Whiston, Pablo Peñil, Eugenio Villar, Nikolaos Mitas, Dimitrios Kritharidis, Florent Azcarate and Manuel Carballeda	
10 Mapping Embedded Applications on MPSoCs: The MNEMEE Approach	165
Christos Baloukas, Lazaros Papadopoulos, Dimitrios Soudris, Sander Stuijk, Olivera Jovanovic, Florian Schmoll, Peter Marwedel, Daniel Cordes, Robert Pyka, Arindam Mallik, Stylianos Mamagkakis, François Capman, Séverin Collet, Nikolaos Mitas and Dimitrios Kritharidis	

11 The MOSART Mapping Optimization for Multi-Core ARChiTectures	181
Bernard Candaele, Sylvain Aguirre, Michel Sarlotte, Iraklis Anagnostopoulos, Sotirios Xydis, Alexandros Bartzas, Dimitris Bekiaris, Dimitrios Soudris, Zhonghai Lu, Xiaowen Chen, Jean-Michel Chablotz, Ahmed Hemani, Axel Jantsch, Geert Vanmeerbeeck, Jari Kreku, Kari Tiensyrja, Fragkiskos Ieromnimon, Dimitrios Kritharidis, Andreas Wiefink, Bart Vanthournout and Philippe Martin	

Part III Emerging Devices and Nanocomputing

12 XMSIM: Extensible Memory Simulator for Early Memory Hierarchy Evaluation	199
Theodoros Lioris, Grigoris Dimitroulakos and Kostas Masselos	
13 Self-Freeze Linear Decompressors: Test Pattern Generators for Low Power Scan Testing	217
Vasileios Tenentes and Xrysovalantis Kavousianos	
14 SUT-RNS Forward and Reverse Converters	231
E. Vassalos, D. Bakalis and H. T. Vergos	
15 Off-Chip SDRAM Access Through Spidergon STNoC	245
Khaldon Hassan and Marcello Coppola	
16 Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore	263
Krishnendu Chakrabarty and Yang Zhao	

Part IV Reconfigurable System

17 FPGA Startup Through Sequential Partial and Dynamic Reconfiguration	289
Joachim Meyer, Michael Hübner, Lars Braun, Oliver Sander, Juanjo Noguera, Rodney Stewart and Jürgen Becker	
18 Two Dimensional Dynamic Multigrained Reconfigurable Hardware	303
Lars Braun and Jürgen Becker	

19 Design for Embedded Reconfigurable Systems Using MORPHEUS Platform	319
Paul Brelet, Philippe Millet, Arnaud Grasset, Philippe Bonnot, Frank Ieromimion, Dimitrios Kritharidis and Nikolaos S. Voros	
20 New Dimensions in Design Space and Runtime Adaptivity for Multiprocessor Systems Through Dynamic and Partial Reconfiguration: The RAMPSoC Approach.	335
Diana Göringer and Jürgen Becker	