Application of Formal Methods for System-Level Verification of Network on Chip | IEEE Conference Publication | IEEE Xplore