Design of a Low Power, High Speed Complementary Input Folded Regulated Cascode OTA for a Parallel Pipeline ADC | IEEE Conference Publication | IEEE Xplore