Throughput and Efficiency Analysis of Unrolled Hardware Architectures for the SHA-512 Hash Algorithm | IEEE Conference Publication | IEEE Xplore