A novel optimization method for reversible logic circuit minimization | IEEE Conference Publication | IEEE Xplore