Layout-Aware Selection of Trace Signals for Post-Silicon Debug | IEEE Conference Publication | IEEE Xplore