Variation Aware Design of Post-Silicon Tunable Clock Buffer | IEEE Conference Publication | IEEE Xplore