Validating Delay Bounds in Networks on Chip: Tightness and Pitfalls | IEEE Conference Publication | IEEE Xplore