A Low-Leakage, Robust ESD Clamp with Thyristor Delay Element in 65 nm CMOS Technology | IEEE Conference Publication | IEEE Xplore