Latency Aware Block Replacement for L1 Caches in Chip Multiprocessor | IEEE Conference Publication | IEEE Xplore