Communication-Aware Module Placement for Power Reduction in Large FPGA Designs | IEEE Conference Publication | IEEE Xplore