Exploration and Exploitation of Dual Timing Margins for Improving Power Efficiency of Variable-Latency Designs | IEEE Conference Publication | IEEE Xplore