Logic Synthesis for Hybrid CMOS-ReRAM Sequential Circuits | IEEE Conference Publication | IEEE Xplore