Area-Efficient Pipelined VLSI Architecture for Polar Decoder | IEEE Conference Publication | IEEE Xplore