An FPGA implementation architecture for decoding of polar codes | IEEE Conference Publication | IEEE Xplore