Leveraging DRAM Refresh to Protect the Memory Timing Channel of Cloud Chip Multi-processors | IEEE Conference Publication | IEEE Xplore