Automatic Structural Test Generation for Analog Circuits using Neural Twins | IEEE Conference Publication | IEEE Xplore