A versatile and scalable digit-serial/parallel multiplier architecture for finite fields GF(2/sup m/) | IEEE Conference Publication | IEEE Xplore