A systolic memory architecture for fast codebook design based on MMPDCL algorithm | IEEE Conference Publication | IEEE Xplore