A parallel scheme for implementing multialphabet arithmetic coding in high-speed programmable hardware | IEEE Conference Publication | IEEE Xplore