Parallel Hardware Architectures for the Cryptographic Tate Pairing | IEEE Conference Publication | IEEE Xplore