Design of a 1GHz Digital PLL Using 0.18\mu m CMOS Technology | IEEE Conference Publication | IEEE Xplore