Pipelined Bus-Invert Coding for FPGAs Driving High-Speed DDR-Channels | IEEE Conference Publication | IEEE Xplore