Variable Block Size Architecture for Loops | IEEE Conference Publication | IEEE Xplore