A Shared Cache Coded Caching Scheme Using Designs and Circuits of Matrices | IEEE Conference Publication | IEEE Xplore