An instruction throughput model of superscalar processors | IEEE Conference Publication | IEEE Xplore