Beyond P-cell and gate-level: accuracy requirements for simulation of nanometer SoC design | IEEE Conference Publication | IEEE Xplore