Enhancing performance and saving energy in CMOS DCVSL gates by using a new transistor sizing algorithm | IEEE Conference Publication | IEEE Xplore